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INTRODUCTION
The Integrated Circuit (IC) is the most important and commonly used
component in today's electronic systems. It was invented by Jack Kilby of Texas
Instruments in 1958 [1]. Since then, many different IC technologies have been
developed. A majority of today's IC's are made of the silicon metal-oxide-
semiconductor field effect transistors (MOSFET). The MOS technology was first
developed to implement digital ICs in the early 1960's. Since then, the evolution of
scaled MOS digital processes has pushed the level of integration to more than a
million transistors on a single chip. With such capability, a complex digital system
can now be easily integrated on a single silicon chip. To interface with the external
world, it is usually required to perform various analog operations such as
amplification, modulation, filtering, etc. Therefore, in order to increase system
functionality as well as performance, and to reduce the total manufacturing cost, it
is often necessary to integrate analog and digital circuits together on a single mixed-
mode chip [30].
The first analog MOS IC was developed in 1969 by Chalfan and Looney at
Oregon State University [2]. With the further development of the MOS operational
amplifier in the early 1970's, and the switched-capacitor (SC) technique in the late
1970's [3][4][7][8][9], analog MOS technology provided efficient and accurate
analog signal processing techniques. It used nearly ideal MOS switches, accurate
voltage operational amplifiers and excellent capacitor matching properties to achieve
the first high-performance CMOS analog signal processing technique. Currently,2
switched-capacitor circuits play a major role in analog and mixed-mode integrated
circuits and systems.
For economic reasons, the analog part of a mixed-mode IC has to be fully
compatible with a semiconductor process technology tailored for digital circuits.
This means that in mixed-mode applications, the analog circuits must operate at
high speeds and lower power supply voltages. For example, in the newly
developed submicron processes, the power supply voltage has been reduced from
5.0 volts to 3.3 volts. Moreover, in mixed-mode applications, the analog circuits
are required to reject the interference of high-frequency power supply noise
generated by CMOS digital circuits. In this high-frequency mixed-mode
environment, the performance of commonly-used operational amplifiers is
unsatisfactory resulting in switched-capacitor circuits that have reduced accuracy.
To resolve this dilemma, current instead of voltage, can be used to represent
the signal [5][6][14][15][16][28][29]. By using current, the required voltage swing
can be reduced for a given signal swing due to the inherent nonlinear I-V
relationship of most active devices. For example, the drain current of a saturated
MOS device is proportional to the square of its gate voltage. Therefore, if drain
current is used to represent the signal, a four times change of signal current causes
only a doubling of the excess gate voltage. Current-mode processing also increases
the bandwidth and reduces the requirement for high power supply voltage analog
circuits.
Based upon the same consideration, especially in the submicron processes,
the reduced power supply voltage also reduces the voltage swing of a digital circuit,
and results in a lower noise margin. In addition, the higher operating speeds will
cause higher power supply noise due to the switching current spike of static CMOS3
logic circuits. To improve the performance of mixed analog/digital integrated
circuits, current can also be used to represent the digital "1" and "0" logic levels. A
technique called current-steering logic is developed here [16]. Our analysis shows
that compared to static CMOS logic, the current-steering circuit reduce power
supply and ground current spikes by nearly two orders of magnitude, operate under
lower power supply voltages, and achieve similar switching speeds.
This dissertation is divided into two parts. In the first part, it focuses on one
of the most important current-mode analog signal processing techniques, switched-
current circuits. The basic operating principle and building blocks of switched-
current circuits are presented. Then, most of the important circuit performance
parameters are analyzed. Following that, it discusses the major limitation on the
accuracy of switched-current circuits--the clock feedthrough problem. A clock
feedthrough cancellation technique is developed to substantially reduce the
harmonic distortion and linear gain error caused by clock feedthrough. Finally,
based on the switched-current circuit building blocks, a direct sampled-data filter
synthesis approach is discussed. Rather than simulating an active-RC or switched-
capacitor filter prototype [5][6], the switched-current filter is synthesized by
mapping the digital filter structure directly. A switched-current Finite Impulse
Response (FIR) filter is given as an example, and the deviations in its frequency
response due to nonideal circuit effects are discussed.
In the second part, the current-steering logic technique is developed and
analyzed. First, the digital "1" and "0" logic levels are defined in the current
domain. Then the current-steering inverter is introduced as well as the current-
steering NOR gate; some common digital applications using current-steering logic
circuits such as flip-flop and Programmable Logic Array (PLA) are presented. In4
addition, the dc transfer and transient delay characteristics of current-steering
circuits are discussed. It is shown that the current-steering logic circuits have a
much smaller switching current spike and comparable operating speed to static
CMOS logic circuits. Its operation and performance are independent of power
supply voltages over a wide range.5
PART I
SWITCHED-CURRENT FILTER DESIGN
CHAPTER 1. OVERVIEW
Monolithic precision integrated filters are widely used in many different
types of electronic systems. Due to the rapid advancement of VLSI technology, it is
often desirable to integrate various precision filters together with other analog or
digital circuits on a single silicon chip usually using complementary metal on silicon
(CMOS) technology. In addition, it is also required that the integrated filters occupy
a small silicon area, are insensitive to processing and operating parameter
variations, and operate at high speeds with high accuracy.
In the early 1970's, Charge-Transfer Devices (CTD) were introduced and
used to implement analog sampled-data transversal filters; this approach has two
major disadvantages. First, the transversal filter was the only type of filter that CTD
devices could implement accurately and efficiently. Although the transversal filter
has the advantage of a linear phase response, it requires a very high order filter
when a large stopband attenuation is needed. Moreover, the requirements for high-
performance CTD transversal filter, in terms of high charge-transfer efficiency and
low insertion loss usually mandate the use of a non-standard MOS technology.
Furthermore, the low doping levels required for high-performance CTD's are
contrary to the trend to higher doping levels as MOS technology is scaled to smaller
feature sizes. Hence, the technology required to implement high-performance CTD
transversal filters is not compatible with scaled VLSI analog and digital integrated
circuits which are essential for modem system applications.6
Since the late 1970's, Switched-Capacitor (SC) circuits have dominated the
analog sampled-data signal processing area. They are reliable, precise and (with the
inclusion of linear capacitors) compatible with other analog and digital MOS
circuits, and have been applied to a wide range of analog signal processing
applications. Switched-capacitor circuits do not fit the standard digital VLSI
processing technology as extra options such as two layers of polysilicon are needed
for precision capacitors. In addition, as the VLSI feature size shrinks, the size of
operational amplifiers cannot be reduced proportionally. So in mixed-mode
integrated systems, the cost of switched-capacitor filters rises, and the required low
power supply voltage limits circuit performance.
Since the explosion of VLSI technology, in the mid-1980's, many low
frequency signal processing applications have been implemented using purely
digital signal processing techniques. Although it is less silicon-area-efficient and
dissipates more power than analog techniques such as switched-capacitor circuits,
the digital approach offers the flexibility and high accuracy of digital signal
processing, easier application of computer aided design tools, and simpler test
procedures. These advantages are usually realized only in low frequency
applications. The complexity and cost of high-speed A/D and D/A converters and
high-speed digital multipliers usually prohibit most applications in the middle to
high-frequency regions.
The Switched-Current (SI) filtering technique was first proposed in 1989
[5]. Since then, different types of switched-current filters have been developed, and
it has been shown that the SI technique has several advantages over the other
filtering techniques discussed above. It is entirely compatible with standard CMOS
digital processing technology, and achieves reasonable accuracy using low power7
supply voltages. The high bandwidth capability of the MOS current mirrors used to
implement SI circuits provides the potential to operate at higher frequencies than
switched-capacitor circuits.
Chapter 2 explains the configurations and operation of the basic building
blocks of SI circuits. In Chapter 3, the practical design aspects of SI circuits are
discussed including the finite output resistance effects, nonideal MOS switch
effects, MOSFET threshold mismatch effects, and noise and dynamic range
considerations. In Chapter 4, the clock feedthrough mechanism is presented, and a
cancellation technique is proposed to reduce its effects of linear current gain error
and harmonic distortion. In Chapter 5, one method to implement SI filters is
reviewed based on the first-generation SI integrator. Synthesis procedures starting
from various digital filter structures are presented. Finally, some experimental
results of CMOS SI FIR filters are presented, and a summary of this research
project is presented in Chapter 6.8
CHAPTER 2. BASIC BUILDING BLOCKS
This chapter begins by introducing the basic definition of current-domain
signal processing. Followed by the switched-current circuit implementations of
several essential analog signal processing functions are presented. Finally, in order
to interface with the existing voltage-domain circuits, the voltage-to-current and
current -to- voltage converters are discussed.
2.1.Definitions
A switched-current (SI) circuit is defined as an analog sampled-data circuit
which uses currents instead of voltages to represent analog signals; thus all analog
signal processing tasks are performed in the current domain. Although there are
always voltages existing within the SI circuit, these voltages are an indirect
consequence of current signals, and are only used as intermediate media for signal
processing.
Because the signal current flows in either direction, the positive direction of
a current signal must be defined. For convenience, the signal flowing into the input
node and out of the output node are defined as positive as shown in Fig. 1.
2.2. Building Blocks
A circuit which performs the summation operation in the current domain is
easily constructed as shown in Fig. 2. By applying ICirchoff s Current Law (KCL),
it is clear that
io(t)= i1(t) + i2(t) + i3(t). (1)i 0(t)
Fig. 1 Definition of positive current signal direction.
Fig. 2 Current signal summation circuit.
10 (t)
9Unlike voltage signal processing, an important advantage in current domain is that
signal summation is easily implemented by simply connecting all signals together as
shown.
Next, consider the simple biased current mirror amplifier shown in Fig. 3,
and assume both MOSFETs are saturated:
1
Idsl= 2 Kn(W/L)1(Vgsi-Vti)2
Ids2 =
1
K
,
n(W/L)2(Vgs2-Vt2)2
(2a)
(2b)
With Vgsi = Vgs2 under ideal matching between M1 and M2, and ignoring channel
length modulation effects, Ids2 = Id1. Apply KCL to Fig. 3 we see that
= I + is (3a)
Ids2 = Iio (3b)
and therefore
(4)
Hence, the simple biased current mirror amplifier performs the signal inversion
operation in the current domain.
By using a similar circuit as shown in Fig. 4 with (W/L)2 = K(W/L)i and
KI as biased current in the output branch, we see from (2a) and (2b) that
Vgsl = K'
ds 1
n(W/L)iVtl
(5a)
Vgs2 =
K,n2(Twds/L2
)2
+ Vt2 (5b)
Again, with Vgsi = Vgs2, and also assuming matched process parameters, then
(W/L)2T
Ids2(w/L)i'cis
(W/L)2 Using (3a) with Ids2 = KI- i0, from KCL where K ,then
(W/L)2 .0
)1'S
(6)
(7)
1011
Vdd
(WW2= (W/1-)1
Fig. 3 Current signal inversion circuit.12
Vdd
(W/L)2= K(W/L)1
Fig. 4 Current signal scaling circuit.13
Hence a simple biased current mirror with ratioed output device and output bias
current performs the scaling operation in the current domain. With CMOS VLSI
technology, relatively accurate MOSFET pair matching is achieved, which means
the accuracy of all the current signal processing circuits discussed above is also
relatively high.
By adding a switch between the two gates of the MOSFETs in the biased
current minor amplifier as shown in Fig. 5, the current track-and-hold (T/H) circuit
is configured. When Clock is HIGH and the switch Ms is turned ON, Vgsi = Vgs2,
and the circuit is equivalent to the simple biased inverter shown in Fig. 6(a); since
io(t) =is(t), the output current simply tracks the input current with inversion.
When at time T1 Clock goes LOW and the switch Ms is turned OFF, the
instantaneous gate voltage of M2 is held on the gate capacitance Cgs2, so that
Vgs2(t) = Vgsi(Ti) for t > Ti. In the current domain, io(t) = If the switch is
implemented using an n-channel MOSFET with its gate controlled by a clock signal
of pulse width T1 and period T2, then the output of this circuit is
io(t) = - is(t) 0 5_ t < T1 (8a)
io(t) =is(Ti) T1t < T2. (8b)
One interpretation of Eq. (8) is that the switched-current track-and-hold circuit
delays the input current signal by a half clock period to the output, so that this
circuit is useful as an analog sampled-data delay circuit.
2.3. Voltage-Current Converters
For historical reasons, almost all of the existing signal-processing circuits
and systems are designed and operated in the voltage domain. In order to implement
the emerging current signal processing techniques together with other existing
circuits and systems, it is essential to convert between the voltage and currentVdd
Fig. 5 Current signal track-and-hold circuit.
io(t)
1415
Vdd
(a)
Vdd
i 0(t)
i 0(t)
(b)
Fig. 6 Current signal track-and-hold circuit.
(The switch symbol represents an ideal NMOS switch)16
domains. The ideal voltage/current (V-I) converter is defined as a circuit which has
a linear transfer characteristics between input voltage and output current; ideally
then, no harmonic distortion is introduced during the V/I conversion.
Two circuits which perform the voltage-to-current conversion are shown in
Fig. 7. In Fig. 7(a), assuming an ideal operational amplifier, v+ = v- = vin, Hence
VR = vin, and IR = VR/R due to the infinite input impedance of opamp. Hence
iout = IR =R (9)
To the degree that R is linear, a linear V/I conversion is achieved.
A second voltage-to-current converter is shown in Fig. 7(b). The basic
principle is that the input current IR = vin/R flows into the drain of M1 due to the
negative feedback action around the opeartional amplifer. If any current error is
produced in M1, the voltage on v+ changes, and is amplified by the open-loop gain
of opamp, so that the gate voltage of M1 is adjusted to reduce its current error. The
V/I relation is the same as in Eq. (9).
The output current-to-voltage (I-V) conversion is implemented using the
simple circuit as shown in Fig. 8. Assuming an ideal opamp, it is obvious that
vout = iin R. (10)
In this section we have shown various switched-current circuit building
blocks which are used to implement the basic analog signal processing functions
such as summation, inversion, scaling, and delay. We also showed some simple
circuits which are used to implement voltage/current and current/voltage
conversions.V in
NI in
R
(a)
IR
yin
lout
Vdd
1
R
M1
:1
yin
iout =
R
(b)
Fig. 7 Voltage-to-current converters using ideal operational amplifiers.
IR + I
1718
R
V out
Fig. 8 Current-to-voltage converter using ideal operational amplifier.19
CHAPTER 3. PERFORMANCE ANALYSIS OF
SWITCHED-CURRENT CIRCUITS
The CMOS switched-current circuits discussed in the previous chapter can
be used to implement various analog sampled-data signal processing systems
including SI filters [5][6][141115]. In order to achieve high accuracy and
performance similar to switched-capacitor filters, many nonideal factors must be
considered, including finite output resistance effects, MOSFET threshold and size
mismatch effects, nonidealities associated with the MOS switches, clock
feedthrough effects, etc. These practical design issues and performance limitations
of switched-current circuits are discussed in this chapter.
3.1. Finite Output Resistance Effects
From the previous discussion, the basic building block of switched-current
circuits is the simple biased current mirror amplifier shown in Fig. 9(a) where the
input source is represented as a Norton equivalent and the output loading resistance
is RL. Its small-signal ac model is shown in Fig. 9(b). At low frequencies ignoring
all capacitances, its current-domain transfer function is given by
jo -gm2gL (11)
is(gds2-1-gds4+gL)(gmt +gas l+gds3+gs)
It is evident from Eq. (11) that even if the two MOSFETs match with gml = gm2,
the nonideal input and output conductances, gdsl, gds2, gds3, gds4, gs, result in a
lossy current mirror, which means the output current signal is always less than the
input current signal. With this gain error, the basic circuit blocks such as the
inverting, scaling and delay stages also exhibit gain errors. These gain errors
usually cause a frequency response error for the entire filter. For example, if the
channel length modulation constant is A, = 0.05, the bias current I = 100 IAA, and20
M3
Vdd
I
1
I CgslCgs2
M4 1
0
Fig. 9(a) Simple current mirror amplifer with source and loading.
gn .Cgs
Vgsl
Cgd2
gout
gin = gs+gm 1 +gdsi +gds3
gout = gds2+gds4
Cgs = Cgs 1+Cgs2+Cs
Fig. 9(b) Small-signal equivalent circuit of simple current mirror amplifier.21
W/L = 10011m/1011m for M1 and M2, then gds == 5p.S, gm = 3000, and the
gain error is about eight percent. Figure 10 shows the simulation results of a simple
current mirror where the output signal amplitude is reduced by about seven percent
relative to the inputs.
In high-frequency applications, short-channel lengths must be used to
increase transconductances and reduce gate capacitances. Unfortunately, the
stronger channel-length modulation effects increase the output conductance of each
MOSFET proportionally and result in a higher gain error for each stage. To
improve the performance in these applications, a cascode current mirror (Fig. 11)
should be adopted as the basic building block. Two cascoded MOSFETs are used
to replace each MOSFET of previous circuit. The output conductance of each
cascoded MOSFET pair can be easily calculated. For example, the equivalent output
conductances of MOSFET pair M3, M7 is
gout3,7
gds3 gds? gds3 gds?
gds3+gds7+gm7 gm7
(12a)
The equivalent output conductance is substantially reduced without affecting the
high-frequency performance. Hence, the transfer function of this cascode current
mirror is
io -gm2gL (12b)
is(gout2,6±gout4,8+gL)(gm1+gout1,5±gout3,74-gs)
Using the same parameters as above, from Eq. (12a), the equivalent output
conductancesgouti,5, gout2,6, &to:7 gout4,8, are about 0.080, then the gain error
of this cascode current mirror is about 0.15 percent, which is adequate for most
applications.0
ri
4 E p,m
0
0
Fig. 10 SPICE simulation of finite output resistance effects for circuit of Fig. 9(a),
with (W/L)1 = (W/L)2 = (W/1-)3= (W/1-)4 = 100prn/10p.m, Rs = RL =0, and bias
current I = 100p.A.Vdd
I
VB 1
VB 2
M4
is
M7
VB 3
Idoi
1 : 1 M2
Fig. 11 Low-voltage cascode current mirror.
i0
Ids2
2324
3.2 Nonideal MOS Switch Effects
Since MOSFETs are used as switches in switched-current delay circuits, the
channel resistance of MOSFETs limits the rate that charge is transfered to the
holding capacitor, and thus limits the maximum operating speed.
During the sampling period, the channel resistance of the switch can be
represented as a simple linear resistor as shown in Fig. 12. Assume the maximum
channel resistance of the switch is Rc, and the holding capacitance is Cgs2. If the
input current signal is small relative to the bias current, then the signal voltage on
the gate of M1 is
Vg 1 =
g m 1
is
and the hold voltage after time period t = Ts is
Ts
vg2 = Vgsl (1 - exp(-
12cCgs2))
Then the output signal current is
gm2l is -Ts
to = gm2 Vg2 (1-eXp(Rc
gm Cgs2))
(13)
(14)
(15)
where Ts is the ON time of the clock period. So a certain amount of error will be
generated due to the channel resistance of the switch, and the error is
-T,
terror = eXP(-RcCgs2)15. (16)
Hence incomplete charge transfer during the clock sampling results in an additional
current gain error for each delay stage. To reduce this error, a longer sampling
period is required. For example, a raio of
R
r,
Ts= 6.9 results in a 0.1 percent
current gain error.
3.3. MOSFET Mismatch Effects
From the previous discussion, it is also evident that unlike switched-
capacitor circuits where the filter response is determined by capacitor ratios, the25
I
Vdd
Fig. 12 Models of the SI T/H circuit with the sampling switch ON
and modelled as a linear resistor, Re.accuracy of switched-current circuits depends entirely on the matching accuracy of
the transistor aspect ratios.
There are several factors affecting the accuracy of the biased current mirror
amplifier. Consider a MOSFET that has a size of WxL In a square-law
saturation condition, the MOSFET is approximately modeled as
Idqm_t(W)(v-Vt)2=BoTgs-Vt)2 (17)
where Id is the drain current, p. is the effective electron mobility, Cox is the gate
capacitance per unit area, Vt is the threshold voltage, W and L are the effective
width and length of the channel, B is the conductance constant.
It has been shown that the mismatching of the conductance constants
between two nominally identical MOSFETs is mainly caused by following factors
[19][20][31]:
a. Mismatch due to the edge variations of the channel which is proportional
1 1/2
; toL W
1
b. The gate oxide capacitance variation;
c. The carrier mobility variation. Due to the damage in the substrate caused
by the threshold adjust implant.
In Fig. 3, assuming two MOSFETs of different conductance constant B.t
and 62, but same threshold voltage Vt1 = Vt2= Vt, their drain currents are
Idl = Bi(VgslVt)2
Ic12 = B2(Vgs2Vt)2. (18b)
(18a)
With Vgsi = Vgs2= Vgs, 13 = 131+132, and AB = 131-62, then the differenceof two
drain current is
LZI= 'al1d2 = AB(VgsVt)
2 AB
= Ta'
1d2± where Ia = B(Vgs Vt)2
Ic112
.From Eq. 3, we have
(19)
2627
AB 2AB
io =
.
+ 73=
.
2B+AB 2B+AB
I, (20)
where I is the bias current. Hence, any deviation of the conductance constant 13 will
generate a current gain error of
2A13
terror2B+AB 15'
(21a)
and a current offset of
2AB
'offset2B+AB (21b)
On other hand, it had also been shown that the deviation of the threshold
voltage in the MOSFET is mainly caused by:
a. The nonuniform distribution of fixed oxide charge;
b. The nonuniform distribution of depletion charge;
c. The nonuniform distribution of implanted ions; and
d. The variation of gate oxide capacitance.
It has been observed for an n-channel device with a 61.tm/31.tm size that the standard
deviation of the threshold mismatch is about 4 to 5 mV. The threshold mismatch for
p-channel devices is about 6 to 10 my due to the additional threshold adjust
implantation [31].
Assuming two MOSFETs have the same conductance constant 13, but
different threshold voltages Vti, Vt2, with AVt = VtiVt2 and Vgsi = Vgs2 = Vgs,
then the drain current of M2 is
'd2B(VgsVc2)2
= B(VgsVti + AVt)2
= idl +BAVt2+ 2BAV
= + is + BANt
2+ 2AVt((Vcsi-Vti)
)(1 +
I
1/2
'
(22)
ti) = --B-'\
I where (VGsi-V is the bias excess voltage of the current mirror. By
applying the binomial expansion to the above equation, the output current is [15]28
is= is+BAVt
226Nti)[14.1(is)-81( )2+ -1-16(ii- )+ -1* -VGs-Vti (23)
Equation (23) shows that threshold voltage mismatch generates a dc current offset
of
22AVtI
'offset (
harmonic distortion terms are
1/2
(24a)
(24b)
(25a)
(25b)
(25c)
= BAVt +sVGs-Vti
a linear gain error of
AVt
ierrorV Gs-Vtl'is'
and harmonic distortion. The second and third
1AVt
HD28 VGs -Vt
(is)
1AVt
HD316 VGs -Vt(I)
and the total harmonic distortion is
THD = (1022 + HD32+ ...)
Fig. 13 shows the total harmonic distortion under different bias currents, and
threshold voltage mismatches.
3.4. Frequency Response
The small-signal equivalent circuit of a simple biased current mirror amplifer
with identical stages as its source and load was shown in Fig. 9. Using the small-
signal model of Fig. 9(b), it can be shown that the frequency response is
H(s)-,
L,
(gL+SCL)(SCgd2-gmH(S)
(gL+S2)
\(26)
L+0 Cgd2)(gin+S Cgs+SCgd2)-SCgd2(SCgdrgm2)
where gin= gsgm1gdslgds3 ~ gml, and Cgs = CgsiCgs2 + Cs.
After ignoring the small gate-to-drain capacitance of M2, the dominant pole can be
approximated as
0)c
s-gs
(27)
Hence, the small-signal bandwidth of the current amplifier is determined by the
transconductance of M2 and total capacitance of input node. In the previous1
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Fig. 13 Calculated total harmonic distortion of Eq. 25
under different signal current to bias current ratio.
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analysis, it was stated that the matching error is inversely proportional to the device
feature size. Therefore, the bandwidth of the current mirror is increased by reducing
the gate capacitance, but with a decrease in accuracy. Fig. 14 shows the simulated
frequency responses of two different current mirrors. Under the same bias current
of 200[1A, when the feature size changes from 20/2 pm to 100/10 pm, the current
mirror bandwidth is reduced from about 650MHz to about 40MHz.
3.5. Noise and Dynamic Range
It has been shown that the two dominant noise sources in the MOSFET are
the flicker noise and thermal noise [13). Both are modeled by a single noise current
generator from drain to source in the small-signal equivalent circuit as shown in
Fig. 15 with a value of.
a' id2=4kT(-
2j)M+ KIt-fAf, (28)
3 gm
where constants Kf and a are process dependent, id is the RMS noise drain current,
and gm is the small-signal transconductance at the dc operating point. The flicker
noise is inversely proportional to frequency and has its greatest impact at low
frequencies. It can be ignored for high-frequency applications of switched-current
circuits.
Based on the equivalent circuit of Fig. 15, the total output noise current of a
simple current mirror can be calculated as
2/7272 gm2 272 2 (29) 'no = + 1d3 )() + 1d2 1d4
gmi
where idi,id2, id3, id4 are the equivalent RMS noise generators of the four
MOSFETs. Assuming unity current gain for the current mirror, then gm i=gm2, and
the input-referred equivalent current noise is
2
4
Ino2= 4kT(3 )ME (30a)31
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Fig. 14(a) Frequency response of simple current mirror with (W/L)1= (W/1-)2 =
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Fig. 15 Noise equivalent circuit of a simple current mirror.34
For example, with the feature size W/L = 10011m/1011m, and bias current I =
2001.1A, then the input refereed noise spectral density is about 1.48x10
-16ANI-lz.
For the cascode current mirror, two MOSFETs are used in each branch. The
input referred equivalent current noise is
8
72 2 2 no = 4kT(3 )AfE
1=1
(30b)
For the delay stage of Fig. 16(a), MOS switch Ms introduces an extra noise
source. Assuming the switch channel resistance is Ron, then the thermal noise
power is
vns
2= 4kTRonAf,
which generates an output noise current of
1 nos =4kTRongin22Af.
Hence, the total input-referred current noise of a simple delay stage is
2 2
4
ini = 4kT(-
3)M(1 + 4kTRong,n2
2Af,
as shown in Fig. 16(b). In general, the sampling frequency must be much less than
the noise bandwidth in order to avoid current gain errors caused by the finit circuit
bandwidth and switch channel resistance. Because the noise generated by M1 and
M3 is sampled by the analog switch Ms. After considering noise aliasing effects, the
total input-referred noise spectral density is [32] Bn 1 1 2 1 1
Si --- 4kT [(fs
W
)(43r71+ gm3) +)(gm2
gin4)± RongM2
21 (33)
where BWn is the equivalent noise bandwidth, and fs is the sampling frequency.
For example, at room temperature if the noise bandwidth is five times higher than
the sampling frequency fs, and the MOSFETs of the current mirror have W/L =
100iim/1011.m, bias current I = 20011A, and the maximum channel resistance of the
switch is 10KS-1, then Si = 1.48 X 10-15 AhaTz. If the circuit equivalent noise35
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io
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(a) Simple SI delay circuit with equivalent current noise sources.
(b) Simple SI delay circuit with input-referred current noise source.
Fig. 16 Noise equivalent circuit of a SI delay stage.36
bandwidth is 1MHz, then the input-referred RMS noise level is approximately
1.48nA. If the maximum signal level is 1001.1A, then the dynamic range will be
about 96dB.
3.6.Conclusions
In this chapter, we analyzed the basic performance of a switched-current
circuit. It was shown that the nonideal input/output resistances, and MOSFET
mismatches affect the accuracy of SI circuits. Although the resistance loading
effects can be reduced using a cascode current mirror, the MOSFET mismatches,
especially the threshold mismatch, will degrade the accuracy and cause gain errors
and signal harmonic distortion. The switched-current circuits do have the
advantages of high operating speed, low power supply voltages, and simpler
circuitry.37
CHAPTER 4. CLOCK FEEDTHROUGH AND CANCELLATION
In the last chapter, it was shown that the difference in excess gate voltages
caused by threshold mismatches is one of the major causes of harmonic distortion
in switched-current circuits. Unfortunately, there is another large error source
which also contributes to this excess gate voltage difference; namely, the clock
feedthrough effect. In this chapter, the clock feedthrough effect is analyzed, and a
newly developed clock feedthrough cancellation technique is discussed.
4.1. Clock Feedthrough Analysis
Clock feedthrough or charge injection is a common problem for all sample-
and-hold circuits, and has therefore been investigated by many researchers. Vittoz
and Sheu developed the lumped RC-model [30][41]. Kuo and Van Peteghem
introduced distributed RC circuits to model the fast turnoff mode of the switch [38],
and Kuo also included the charge pumping effects occuring when the gate voltage
falls very quickly [17][18].
Due to the limitations of circuit bandwidth in switched-current circuit
applications, the gate voltage of the analog switch changes much slower than the
intrinsic carrier transit time in the transistor. According to the previous work, the
analog switch of the sample-and-hold circuit can be described by the lumped RC
model as shown in Fig. 17(a) for the ON state and Fig. 17(b) for the OFF state.
For the simple S/H configuration shown in Fig. 18, the gate voltage is
assumed to change linearly with time and is expressed as
VH for t< 0
Vg(t) =VH - at for 0t < tf (34)
V L for t > tfG
g on
(a) ON state with gon as channel conductance, Cg as gate
capacitance and Cg = 2CoviCoxWeffLef
G
Cg
0"T
Cg / 2
(b) OFF state with Cg as gate capacitance
and Cg = 2Covi
Fig. 17 Lumped RC-model of clock feedthrough
D
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where tf is the fall time from the high level VH to the low level VL of the gate
voltage, and a is the slope of the sampling pulse of period T.
When Vg(t) - Vs > VT, the analog switch has a conductive channel with
g(t) = B(Vg(t) - Vs VT) (35)
where B = p,nCoXLeff
.is the conductance constant of MOSFET. During the
decrease of the gate voltage, the transistor model of the analog switch is changed
from the conductive phase of Fig. 17(a) to the nonconductive phase of Fig. 17(b).
For the simple track-and-hold circuit shown in Fig. 18, assume that the error
voltages vd and vs introduced by the clock feedthrough remain small compared to
the swing of the gate voltage VH -VL. Then the charge injection can be expressed by
two current sources injecting into the drain and source nodes, each of value
dV,
ii= Cg= aCg. (36) njg dt
During the conductive phase,
Cg = 2Cov1CoxWeffLeff
And during the nonconductive phase,
Cg = 2Covl
(37)
(38)
Where Covi is the overlap capacitance between gate and drain or source of the
analog switch.
Based on above assumptions, the error voltage of clock feedthrough can be
described by the following differential equations:
Ci = g(t)(vd - vs) - iy- sv + iinj (39a)
v,i
CL = g(t)(vs - vd) + iinj (39b)
By solving two equations above, the clock feedthrough voltage on the hold
capacitance can be determined. It has been shown that the clock feedthrough errorvs
linj
Vd
linj
dV
1inj = Cg dt1 is the injection current of clock feedthrough,
Vd and V, are clock feedthrough error voltages.
Fig. 18 Simple model of SI track-and-hold circuit.
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voltage has a typical magnitude of 1 to 20mV, depending on the value of loading
capacitance. Fig. 19 shows the effect of clock feedthrough on the output current
signal of a delay stage. Combining the clock feedthrough and threshold voltage
mismatch term together, the total gate voltage error during the holding period in a
switched-current delay stage is
AVe = AVt + Vcf (40)
where AVt is contributed by the threshold mismatch, and Vet'vd(tf) is contributed
by the clock feedthrough. Equation (23) can now be rewritten as
220VeI 1 12 1is 3 io = is+BAVe + (vGs_vti)[1+f,(1is) -R(isT) +(T) + ...] (41)
From (41), the constant current offset is
22WeI
'offset
='136Ne(VGS-Vt1)
and the gain error is
AVe
terror
V GS-YU1S
(42a)
(42b)
So the current offset, gain error and harmonic distortion are all increased
proportionally due to the gate voltage error introduced by clock feedthrough. For
example, assuming bias current I = 100 pA, (W/L) = 10, VGs-Vt1 = 1 Volt, an
error voltage AVe = 10 mV, will generate offset current of 2 pA, and gain error of
one percent.
4.2. Clock Feedthrough Cancellation
From the previous analysis, it is obvious that the clock feedthrough voltage
depends on many different factors such as the source impedance, load impedance,
transconductance of the switch, gate voltage slope, source voltage, etc, and most of
them are very difficult to precisely control. In conventional voltage-mode circuits,
previous cancellation techniques were developed by trying to separate the clock42
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Fig. 19 Clock feedthrough effecton the output current signal of a SI delay stage
with (W/1-)1 = (W/1-)2= (W/L)3 = (W/I-.)4 = 10011m/10pm, and MOS switch
(WA.), = 6p.m/2um, Rs = RL= 0, and bias current I = 100uA.feedthrough voltage from the signal voltage. For example, in the dummy switch
technique [18], an extra switch is added which is controlled by an opposite polarity
clock. The dummy switch turns on while the analog switch is turning off. This
technique requires two critically-timed clock phases, and its accuracy depends
strongly on interactions between the two clock phase edges which are very difficult
to control. In switched-current circuits, it has been shown that by using identical
circuit cells, the signal-independent current offset caused by clock feedthrough can
be cancelled [11]. In this section, a new circuit is presented to cancel the signal-
dependent components in the output current signal.
The newly-developed clock feedthrough cancelation circuit is shown in Fig.
20. The sources of two identical MOS switches Msi and Ms2 are connected to the
same input node, and their gates are controlled by the same clock signal. Two
switches have identical gate and source voltages and identical gate capacitances but
different loading capacitance by connecting to MOSFETs of different size. Because
the clock feedthrough voltage depends on the loading capacitance, two different
clock feedthrough voltage will be generated on the gates of M2 and M3 which will
cause different error components in the output current signals. By subtracting two
different output current signals, the clock-feedthrough error components are
canceled.
Assuming M2, M3 have the same channel length but different width so that
(W/1-)3r (44)
(W/L)2
where r is a constant. Then the transconductance constants M2 and M3 are similarly
related
133 = r 132,
and the gate capacitances of M2 and M3 are related as
(45)
43Vdd
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M4 M5
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Fig. 20 Simple SI track-and-hold circuit incorporating
new clock feedthrough cancellation technique.
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Cg3 = rCg2. (46)
Furthermore, assuming Vcf2 and Vcf2 are the clock feedthrough voltages on the
gates of M2 and M3 respectively, because of the different loading capacitance, it can
be approximated that
\Tem = rVcf3 (47)
The drain current of M2 is
Ids2 = B2(Vgs2 Vt2Vcf2)2. (48)
Assuming M1 and M2 match, B2 =131, and Vti = Vt2 = VG, then
Ids2 = Idsi2132(VgsiVti)Vcf2B2Vcf22 (49)
and output current signal is
= is - 2B2(Vgsi (50)
i0 1 Vti)Vcf2B2V0f22.
Similarly since Vgsi = Vgs3, the drain current of M3 is given by
Ids3 = 133(VgslVt3Vcf3)2. (51)
From (46), 133 = r131
- 2rB2(Vgsi B2Vef3
2
Ids3 2BV rids1 Vt1)Vcf3 + r
and output current signal is
= ris - 2rB2(Vgsi 102 Vti)Vcf3rB2Vcf3
2.
c
= ris - 2rB(Vgsi -
Vcf2
+ rB(
Vr f2
)
2
.
Subtract equations (49) and (53), the final output current is
lout= ioljo2
= (1r)
1
-(1 -.) B2Vcf22
For example, if r = 2, then
1
iota isKVcf2
2.
(52)
(53)
(54)
(55)
Hence, the harmonic distortion and gain error components of the output current
signal are cancelled. The clock feedthrough only generates a current offset46
'offset =(11)Blicf2
2. (56)
And if the clock feedthrough voltage Vef2 is constant, this constant current offset
will not affect circuit performance.
But when input current signal levels varies, MOSFET M1 has varying gate
voltages. Therefore for a constant sampling clock voltage, the gate-to-source
voltage of the analog switches is signal dependent. From Eq. (39), the clock
feedthrough voltage Vcf2 is dependent on the transconductance of the switch. Hence
last term of Eq. (55) is signal dependent. To avoid the signal-dependent current
offset, an adaptive clock technique is developed as shown in Fig. 21. Two
additional source followers are used to track the gate voltage of M1. But the PMOS
source follower shifts signal voltage up about two volts, and the NMOS source
follower shifts the signal voltage down about one volt. And these two signals are
used as clock high and low levels respectively to control two analog switches Msi
and Ms2 as shown in Fig. 22. Because both high and low levels of the clock signal
are tracking the gate voltage of M1, the transconductances of both switches are kept
constant with respect to input signal variations. Therefore the clock feedthrough is
independent of input signal, and only a constant current offset is generated after
above cancellation circuit. Simulation results have shown that by using the adaptive
clock feedthrough47
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Fig. 21 Simple SI track-and-hold circuit incorporating
adaptive clock feedthrough cancellation circuit48
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Fig. 22 Signal waveforms of adaptive clock feedthrough cancellation circuit.49
cancelation circuit with a delay stage of size of W/L = 20p.m/2p,m, the total
harmonic distortion is reduced from over 10 percent to less than 0.5 percent. Fig.
22 also shows the output current signal waveforms after adaptive clock feedthrough
cancellation.CHAPTER 5. SWITCHED-CURRENT FILTER DESIGN
AND SOME EXPERIMENTAL RESULTS
The conventional approach to switched-current filter synthesis is directly
leveraged from switched-capacitor synthesis techniques. It is based on a classic
double-terminated LC filter prototype and signal flowgraph techniques. It has the
advantage of being directly analogous to existing switched-capacitor circuits. But it
has been shown that the unique properties of conventional switched-current circuits
limit filter performance [15]. On the other hand, from the previous section it is
evident that switched-current circuits have similar functional blocks to that of digital
filters. Thus, the synthesis of switched-current filters can also be directly analogous
to digital filters, and, many design techniques developed for digital filters can be
directly applied to switched-current filter design. In this section, the synthesis of
different switched-current digital filters is presented, and the effects of linear gain
errors on the filter frequency response are discussed.
5.1. Switched-Current Doubly-Terminated Ladder Filter
It has been shown that a passive doubly-terminated LC ladder filter can
achieve very low sensitivity to component variations in the passband response
[8][9][40]. Many switched-capacitor filters are constructed based on LC ladder
filter prototypes. The basic building block is the switched-capacitor differential
integrator shown in Fig. 23. Assuming an ideal operational amplifier, its output
(sampled on CLK 1) can be expressed as
,viz
-1 -1/2,
k - v2z
vout(z) =(Clic)
-I (1 - z-1 )
) (57)
5051
=
C.)
Fig. 23 Switched-capacitor differential integrator.52
By using the building blocks discussed previously, an analagous switched-current
integrator can also be constructed as shown in Fig. 24. Its output signal sampled on
CLK I is
jout(z)A(i111i21112)zi)
It is evident that two circuits above have one-to-one correspondence with
A
CI
(58)
(59)
Therefore by selecting the proper scaling factor A, a switched-capacitor filter can be
transformed directly to a switched-current filter. One major difference is that in
switched-capacitor circuits only one output node is required, while each input
requires a sampling/summing capacitor. In switched-current circuits, the signal
summation function is performed by a direct connection of all input current signals
to the input node, but each output requires a unique output stage because only one
current signal can flow to one destination.
The above switched-current integrator can be used directly to synthesize
ladder filters using a modified signal flowgraph method [6]. But it has been shown
that due to the limited matching accuracy and more importantly, the clock
feedthrough effects of the MOSFET TM switches, the switched-current technique
is unlikely equal the impressive accuracy of switched-capacitor circuits at low
frequencies [15].
5.2. Switched-Current Digital Filter
It is well known that inversion, addition, multiplication and delay are the
basic operations required in digital signal processing techniques. From the previous
discussion, we see that switched-current circuits can perform similar operations for
analog sampled-data signals. Thus, many existing digital signal processing53
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Fig. 24 First-generation switched-current integrator.54
techniques can be directly applied to switched-current circuit design. In this section,
different types of switched-current filters are designed based on the same
techniques developed for digital filter design.
The simplest digital filter is the Finite-Impuse-Response (FIR) filter. It
consists of a number of delay stages determined by the order of the filter. The
output of each delay stage is appropriately weighted, and all weighted signals are
summed together to produce the final output of the FIR filter.
Based on the same structure as the digital filter, the direct-form switched-
current FIR filter can be configured as shown in Fig. 25. The input current signal
passes through a chain of delay stages. Two identical copies of the current signal
are generated by each delay stage. One copy is fed to next delay stage, and the other
is forwarded to its scaling stage where it is multiplied by an appropriate weighting
coefficient, hk (k=0,1,2,... N). Finally, all weighted current signals are then
summed in a simple wired-OR fashion to yield the overall output. The frequency
response of the FIR filter is given by
N
H(f) = hke-j2nkfiN. (60)
k=0
In the above FIR filter, the two output delay stage can be implemented using
the circuit shown in Fig. 26. It consists of a cascade of two simple half delay stages
driven by two non-overlapping clocks. For the entire filter, all delay stages sample
the input current signal during CLK 1 are store a corresponding voltage on the gate
capacitance of M2. During CLK 2, all delay stages produce output currents which
are multiplied by the appropriate coefficients in scaling stages, and finally summed
together to generate the output of the filter. Usually, a relatively high scaling ratio is
required to implement the different weighting coefficients, but the ratio that is55
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Fig. 25 Block diagram of an Nth order switched-current FIR filter.56
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Fig. 26. The full delay stage of switched-current filter with two unity-gain outputs.57
accurately achieved by a single scaling stage is limited by the resolution of the
layout and the size of MOSFETs. To implement a high scaling ratio, several scaling
stages can be cascaded together as shown in Fig. 27. For a cascade of N stages, the
total scaling ratio is
K = (-1)nK1K2...Kn (61)
In the special case where the scaling circuitry is binary-weighted, then the scaling
ratio can be digitally programmed as shown in Fig. 28. In this example, there are 8
possible scaling ratios that can be selected by controlling the switches ao, a1 and a2.
The total scaling ratio is
K =(2-1a2 + 2
-2+ 2-34) (62)
where ai =1 when the switch is on, and ai = 0 when the switch is off. A
programmable switched-current filter can be easily implemented using the
programmable scaling stage [421
By using similar techniques, other types of digital filters can also be
implemented with switched-current circuits. Fig. 29 shows a direct-form realization
of a switched-current Infinite Impulse Response (IIR) filter. An extra input stage is
required because the feedback and the input must be added to generate the output
signal. This input stage can be implemented by either a current inverter or a delay
stage. The frequency response of the IIR filter is
H(f)
1 (63)
ake-i2nkfiN
k=0
Fig. 30 shows a direct-form implementation of a switched-current Auto-
Recurssive and Moving Average (ARMA) filter. Hence, each delay stage requires
three identical outputs for the feedforward and feedback signal paths, and the input
to the next delay stage. Its frequency response is given byVdd
(Ki+1) I K2 I
jo
rti
-1110.--411-.
1: K1 M2M3
1: K2 A A-
ivi.4
Fig. 27 Cascaded current signal scaling stage with overall currentgain of KiK2.
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Fig. 28 Digitally-programmable binary-weighted scaling stage
with symbols of ao - a2 represent ideal MOS switches.
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Fig. 30 Switched-current implementation of an ARMA filter.
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N
bke-j27ckf/N
k=0
H(f)
y, ake-j21c"
k=0
(64)
5.3. Nonideal Factors and Experimental Results
The frequency response accuracy of a switched-current filter is mostly
affected by the gain errors associated with the delay and scaling stages. Eq. (19)
shows that any gate voltage mismatch causes a linear gain error. Two major sources
of gate voltage mismatch are the threshold mismatch and the clock feedthrough
error voltage. Because the threshold mismatches are randomly distributed[19] and
clock feedthrough errors are relatively constant, the total gain error can be
expressed by a random variable v which has the expected value r.
Assume the gain errors of all delay stages have the same distribution and are
independent of each other. For a direct-form FIR filter after considering the gain
error of each delay stage, its frequency response can be expressed as
N
H(f) = E hkykel2nkfiN
k=1
(65)
where v
kis the gain error products of previous k stages. The expected value of the
filter frequency response is
N
E {H(f)} = hkENk}e-jakfiN
k=1
If E(v) = r, then
N
E (11(f) ) = hkrke-j2lckfiN-
k=1
(66)
(67)
So from Eq. (67) the effective filter coefficient hk is equal to the ideal coefficient hk
multiplied by an error factor rk. If no gain errors are introduced, r = 1, and the ideal63
frequency response is achieved. Fig. 32 shows the simulated effects of gain errors
on the magnitude response of an eleventh order FIR filter.
Two switched-current FIR filters have been designed and implemented
using the MOSIS 2 p.m digital CMOS technology. Table 1 shows the circuit design
parameters. Low-voltage cascode current mirrors were used as the basic building
block for all delay and scaling stages. Fig. 33 shows the measured magnitude and
phase responses of an integrated FIR filter (Lowpass FIR 1) of order 11, Fig. 34
shows the measured magnitude and phase responses of an integrated FIR filter
(Lowpass FIR2) of order eight. Finally, Fig. 35 shows the die photo of the 11 th-
order FIR filter prototype.
Fig. 31 The simulated effects of gain errors on the magnitude response
of an eleventh-order FIR filter.64
Table 1. The parameters'of the switched-current FIR filter prototypes
with sampling rate of F.
Filter Type Lowpass FIR1 Lowpass FIR2
Order 11 8
Cutoff Frequency 0.1F, 0.125F,
NMOSFET W/L 201.unagm
20µm/2µm
20µm/2µm
201.1m/21.un PMOSFET W/L
NMOS Switch W/L 4µm/2µm 4µm/2µm
Bias Current 20011A 20011A
Power Supply Vdd 5V 5V
Power Dissipation 24mW 20mW
Active Die Size 550x800 1=2 550x600 gm2
Maximum Fs Tested 10MHz 10MHz65
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Fig. 32 Measured magnitude and phase responses of the 11th -order FIR filter
implemented in the 2 gm P-well MOSIS CMOS technology.66
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Fig. 33 Measured magnitude and phase responses of the 8th-order FIR filter
implemented in the 2 gm P-well MOSIS CMOS technology..
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CHAPTER 6. CONCLUSIONS
A new approach for the synthesis of switched-current filters has been
developed which uses switched-current building blocks to directly simulate digital
filters. This switched-current filter design method has several important advantages
over other approaches: (1) By simulating the conventional digital filter, many
existing digital filter design techniques can be directly applied to switched-current
filter applications. For example, the unique linear phase property of digital FIR
filters can now be achieved using analog switched-current FIR filters. (2) The
digital switched-current filter has a very simple structure and high modularity since
only two basic blocks are required--the delay stage and scaling stage. (3) A
digitally-programmable switched-current filter can be easily implemented by using a
programmable scaling stage. By changing the coefficients and the filter structure,.
any filter type can be realized. (4) Since the switched-current filter response
depends only on the ratio of MOSFETs as precision components, reasonably
accurate frequency responses can be obtained which are insensitive to temperature
and processing variations.
The fundamental performance limitations of switched-current filter have
been analyzed including the nonideal input/output resistance effects, nonideal
switch effects, MOSFET mismatch effects, the limitations of circuit bandwidth, and
the performance of noise and dynamic range. Moreover, the relationships among
the clock feedthrough voltages, linear gain errors, and harmonic distortion have
been investigated. It has been shown that the clock feedthrough and threshold
mismatches are the major sources of linear gain errors and harmonic distortion. A
clock feedthrough cancellation circuit has been developed to reduce the total linear
gain errors and harmonic distortion of switched-current filters.69
Several experimental CMOS prototype switched-current filters have been
designed and fabricated. These filters demonstrated the advantages of simple
structure, easy design procedures, high operating frequency, etc. Several circuit
cells were also designed and fabricated to verify the new clock feedthrough
cancellation technique which can be used to improve the performance of switched-
current filters.70
PART II
CURRENT-STEERING LOGIC CIRCUIT DESIGN
CHAPTER 1. OVERVIEW
With the advancement of CMOS analog and digital technology, CMOS
analog/digital mixed-mode integrated circuits are a topic of growing interest. Due to
the application of sub-micron technology, mixed-mode circuits have a trend of
higher frequency and higher accuracy analog circuitry combined with increasingly
complex digital circuitry, e.g., 16-20 bit self-correcting and sigma-delta analog-to-
digital converters. To date, the achievable accuracy of such systems has been
limited by the adverse effects of power supply noise associated with the switching
of conventional CMOS logic circuits integrated on the same chip. In the future, this
problem will become proportionately worse with the reduction of the power supply
to 3.3 volts, and the reduction of the power supply rejection ratio of the analog
circuitry at higher operating frequencies.
CMOS static logic is widely used because of its high packing densities,
noise margins, and operating frequencies. Although it dissipates zero static power,
a large overlap current spike (-1mA/gate) flows from Vdd to GND during a logic
state transition. Large current pulses from many logic gates flow through the
inductances and resistances associated with the substrate, power supply lines,
bonding wires and package pins of the chip, and cause about 1 volt of switching
noise on the chip power supply lines. This switching noise interferes with the
analog circuitry and limits the achievable accuracy and dynamic range of the entire
mixed-mode integrated system.71
One way to increase the accuracy of mixed-mode IC's in the presence of
digital switching noise is to increase the power supply noise rejection capabilities of
the analog circuitry. With fully-differential analog architectures, power supply noise
appears as a common-mode signal that is rejected by an amount equal to the
common-mode-rejection-ratio (CMRR). However, CMRR usually decreases in
direct proportion to increases in frequency. The transmission and coupling of digital
switching noise between the digital and analog subsystems can also be reduced by
using different guardbanding and/or power supply separation techniques. The
separation of analog and digital power supply lines is usually used to minimize the
common power supply impedance. Unfortunately, the success of the above
techniques is determined by the nature of the power supply connections to the
substrate. When laying out digital cells using a p-well CMOS technology, it is
common practice to incorporate within each cell several ohmic contacts from the
digital Vdd supply line to the substrate to deter catastrophic latch-up. Hence,
switching noise associated with digital Vdd is coupled directly into the analog
circuitry via the common substrate.
Significant reduction of power supply noise may also be achieved by
reducing the magnitude of the switching current spike generated by the digital
circuits. In conventional CMOS logic circuits, the current spike originates with the
overlap current pulses generated during logic state transitions. More precisely, the
current spike occurs because the power supply current is not constant. One way to
implement logic circuits with a constant current is to use MOS differential pairs to
steer a constant current source similar to bipolar Emitter-Coupled Logic (ECL)
techniques. This technique requires several additional transistors per gate, and the72
MOSFET's are usually required to have large W/L ratios at high operating
frequencies [35].
In this part of the dissertation, the newly developed current-steering logic is
presented as an alternative to static CMOS logic for high-frequency, high-accuracy
mixed-mode applications. Since the first MOS logic circuit was developed in the
early 1960's[37], it has been customary to use voltages to represent the logic states.
All exiting commercially-available digital circuits are based upon this assumption. It
will be shown that by using currents instead of voltages to represent the logic
states, a totally different logic family can be developed. It can be implemented using
a standard scaled digial CMOS technology. By steering a constant current to either a
current sink or to the next stage, ideally no current spike is generated during the
transition time. Due to the nonlinear V/I characteristics of MOSFET, only a small
voltage swing is required for a full current swing. Thus, CMOS current-steering
logic has the advantages of high speed and is independance to power supply
voltages.
In Chapter 2 of this section, the principle of current-steering logic circuits is
introduced. It starts with the definitions of the current logic levels, and then the
operation of the current steering logic inverter is presented. Following that, the
basic logic NOR gate is developed. Applications of current-steering logic are also
discussed such as, filp-flops, Programmable Logic Arrays (PLA), etc. Chapter 3
analyzes the basic performance of current-steering logic circuits including the static
transfer characteristic, noise margins, switching speeds, gate-delays, power-delay
products, fanout effects and power supply voltage effects. In Chapter 4, the current
spike of current-steering logic is discussed together with some experimental results
from integrated prototypes. Finally, the conclusions are given in Chapter 5.CHAPTER 2. CURRENT-STEERING LOGIC CIRCUITS
This chapter begins with the basic logic level definitions of a current-
steering circuit by using the example of an inverter. It is shown that in the current-
steering circuits, the logic levels no longer depend on the power supply voltage, but
only on the bias current supplied to the circuit. Following that, the basic logic NOR
gate is constructed and analyzed. Finally, some application circuits such as flip-
flops and PLAs are presented.
2.1. Basic Inverter
The conventional CMOS logic inverter has the transfer function shown in
Fig. 35a. Two output logic states are determined by two input threshold voltages,
VIH and VIL. For input voltage Vin > VIH, logic state "1" is assumed. For input
voltagein < VIL, logic state "0" is assumed. If V/H > Viii >V/L, then logic state is
not determined.
By following a similar principle with current instead of voltage used to
represent the logic states, the transfer function of current-steering inverter is shown
in Fig. 35b. Two threshold currents, Im and IIL can be used to determine the output
logic states. For any input current lir, > IIH, logic state "1" is assumed, and for any
input current Th.,< IIL, logic state "0" is assumed. If IIH > tin > 'IL, the logic state is
not determined.
Based upon the above definitions and the positive current definitions, the
ideal current-steering inverter is implemented in Fig. 36. Assume the current-
steering circuit drives an identical stage, and MOSFETs M1 and M2 are matched
with (W/L)1 = (W/L)2. When Iin = 0, M1 and M2 are off, are Lout = I. When Iin =
Idsl = Ids2= I, and Iout = 0. Note that the total current drawn from the
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(a) Transfer function of conventional CMOS logic inverter.
(b) Transfer function of a current-steering logic inverter.
Fig. 35 Transfer functions of voltage and current mode logic inverter.75
Fig. 36 Simplified schematic of a CMOS current-steering inverter
with a current gain of one.76
power supply is constant at I, so ideally no current spike is generated during logic
state transitions.
Due to the nonlinear V/I characteristics of MOSFETs, the voltage swing of
the current-steering logic circuits is smaller than the conventional CMOS logic
circuits. In saturation condition, the drain current of M1 is
Ictsi = Bl(VgslVt1)2
At logic "1" state, the gate voltage of M1 is
VH = 13-7v ti. (69)
At logic "0" state, Idsi = 0, and the gate voltage is VL = Vt1. Hence the voltage
swing is
(68)
= VH VL (70)
For a bias current I = 100 p.A, and (W/L)i = 2, the voltage swing is AV = 1.4 V.
In a practical application, the constant current source of Fig. 36 is realized
using a PMOSFET biased by a constant voltage as shown in Fig. 37. Furthermore,
similar to the switched-current analog circuits, because each output current signal
can have only one destination, current-steering logic circuits requires an identical
output branch for each fanout. Fig. 38 shows a current-steering inverter of fanout
of 2.
2.2. Current-Steering NOR Gate and Some Applications
The two input current-steering logic NOR function (with fanout of one) is
realized by connecting the outputs of two inverters as shown in Fig. 39. When
either or both input currents Iinl and lin2 equal 1, the output current is Iout = 0.
When both of the input currents are zero, the output current is lout = I. Hence a
two-input current-steering logic NOR gate with fanout of one is realized with its77
I in 1 out
Fig. 37 Complete schematic of a CMOS current-steering inverter with a current
gain of one. PMOS M3 provides a nearly constant bias current I.78
Iin
Vdd
111111I out2
Fig. 38 Simplified schematic of a current-steering inverter with a fanout of two.
(One additional output branch is required for each additional fanout.)Vdd
0
MO" Iout
1
Fig. 39 Simplified schematic of a CMOS current-steering
two-input NOR gate with a fanout of one.
Iin2
798 0
truth table shown in Table 2. Similarly, by connecting the outputs of three current-
steering inverters together, a three-input NOR gate is realized, etc. It is well known
that all logic functions can be realized using logic NOR gates, i.e., the NOR gate is
a logically complete set.
Table 2. Truth table of the two -input current-mode NOR gate.
Iiril Iin2 lout
o 0 I
o I 0
I 0 0
I I 0
Because of its unique fanout structure, current-steering logic cannot directly
replace conventional CMOS logic circuits. For example, Fig. 40(a) shows a
standard RS flip-flop. If current-steering logic NOR gates are used, the RS flip-flop
is realized as shown in Fig. 40(b). Other CMOS logic circuits are implemented by
applying similar modifications.
Although all existing logic circuits can be replaced by current-steering
circuits, the resulting circuits may not be optimized for performance in terms of
packing density, speed, or power consumption. Most commonly-used logic circuits
and systems can be customized based on the unique properties of current-steering
logic circuits to achieve optimum overall performance. For example, the
Programmable Logic Array (PLA) is one of the most commonly-used blocks in
combinational logic circuits. Fig. 41 shows a logic circuit of a conventional pseudo-
static CMOS PLA[37]. It is evident that in the first NOR plane, the number of
fanouts of every NOR gate is determined by the product number. A PLA with a
large product number requires those gates having a large fanout. But in current-81
steeringcircuits, every fanout requires an additional output branch, so a direct
implementation of a current-steering PLA results in a complicated circuit that
occupies a large silicon area.
In order to simplify the circuit for implementation as a current-steering PLA,
a different approach is taken as shown in Fig. 42. Inside the PLA, intermediate
voltages are used as variables to represent the logic states. After the operation
through the two NOR planes, the intermediate voltages are converted back to
currents. The logic voltage levels and logic voltage swing of the intermediate
variables are determined by the bias current. The equivalent voltage-mode current-
steering inverter is shown in Fig. 43. A prototype current-steering PLA was
designed and fabricated using the MOSIS 2 pm CMOS technology. It has eight
possible inputs, four outputs and 15 possible product terms. It is configured as a
thermometer code to a binary code converter with an overflow output. Fig. 44
shows the measured transition waveform of first output when the input binary code
changes from 00111111 to 01111111.82
(a) Conventional CMOS implementation of an RS flip-flop.
(b) Current Steering implementation with fanout of two for each NOR gate.
Fig. 40 Implementation of voltage and current mode RS flip-flops.c
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Fig. 41 Conventional pseudo-static CMOS PLA with five product terms
and three sum terms actually implemented.
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Fig. 42 Current-steering implementation of the NOR PLA with five product terms
and three sum terms. Voltages are used to represent logic levels within the PLA.
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Fig. 43 Equivalent voltage mode current-steering inverter.
(The voltage swing is designed to be about 1.4 volt for PLA.)86
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Fig. 44 Measured transition waveform of one output of a current-steering PLA
implemented in a 2 1.1m MOSIS CMOS technology.CHAPTER 3. TRANSIENT ANALYSIS
In this chapter, the current-steering logic circuit is characterized. At first,
the transfer characteristic and noise margins of the current-steering inverter are
investigated, and the switching characteristics are discussed. Finally, the
relationships between the bias current and propagation delays are analyzed.
3.1. Transfer Characteristics and Noise Margins
The transfer characteristics of the ideal current-steering inverter are shown
in Fig. 45. It can be divided into three regions: the logic low region where Iin
the logic high region where IinI1H, and the transition region where Ill, < Iin <
Noise margins are a measure of a logic circuit's tolerance to noise in either
of the two logic states. A noise margin is determined by how much the input can
change without significantly disturbing the present logic output state. In current-
steering logic circuits, the logic levels are represented by currents, so the noise
margins must also be defined using currents. By analogy to conventional CMOS
voltage-mode static logic, the current noise margins are defined as
High level NMH = I0HIII-1 (71a)
and Low level NML = IOL (71b)
where ID{ and I0H are the input and output nominal logic high levels, and In, and IoL
are the input and output nominal logic low levels. Fig. 45 shows the transfer
function of a unity-gain current-steering inverter and its four threshold voltages.
In Fig. 45, both the input and output of the unity-gain current-steering
inverter have the same logic low level, and the same logic high level 1m = Lox =
and Im = IoL= 0. Based on the definitions of noise margins, both high and low
8788
Fig. 45 Transfer characteristic of unit-gain current-steering inverter with IoH(IIH)
and IoL(IIL) define the output (input) logic high and low levels respectively.89
level noise margins are therefore equal to zero. Hence, the unity-gain current-
steering logic circuits are not suitable for practical applications.
Similar to the switched-current scaling stage, in Fig. 46 a current gain of A
is introduced into the current-steering inverter, by ratioing the size of M2 relative to
M1 so that A(W/L)2> 1. The transfer characteristics are shown in Fig. 47. For
example, if A=1.5, when Iin=1Tds2=1.5I, so Tout can be as small as IIds2=-0.51.
This means the next stage must supply 0.51 current to this stage or M2 will go to
nonsaturation. In this example, the actual logic high level is I and the logic low level
is 0. From the definitions, it is found that 'OH= I, IOL = -0.51, I1H = 0.671,and IIL
= 0. Therefore, the noise margins are
High level NMH = -IIH = 0.331, (72a)
Low level NML = In,IoL = 0.51. (72b)
For example, if two identical inverters are cascaded, with a logic low input level, if
input current is corrupted by noise with a value between -0.51 are 0, the output of
the first inverter still has the correct value I, and the second inverter has the output
value zero. Similarly, for the logic high input level, if the input current is from
0.671 to I, the output value of first inverter will be less than 0, and next inverter
stage will have the output value of I. In both cases, any perturbation of the input
logic level within the noise margin is recovered by the logic circuit. Hence, current-
steering logic circuits are a restoring logic family. If the value of input current falls
within the transition range, any small perturbation is amplified until a valid output
signal is reached.90
Vdd
Iout
Fig. 46 Practical implementation of a current-steering inverter
with a current gain of 1.5.91
Fig. 47 Transfer characteristics of a practical CS inverter with a current gain of 1.5.92
3.2. Transient Analysis and Power Delay Product
Assuming the output of a previous stage is an ideal current pulse as shown
in Fig. 48, its logic high level is 'OH = I, and logic low level is I0L, = 0. Because
there is no active source connected to the input node during the logic low state, the
previous stage is forced into nonsaturation, which means that at the logic low state,
the input voltage is less than Vt. For example, if the current gain is equal to two,
then k = 281. From Idsi = Ids2 we have
Bl(Vgs-V02= 132[(Vgs-Vt)Vds21-Vds221, (73)
and the output voltage at logic low state is
VOL = Vds2 = Vgs-Vt. (74)
For (W/L)1 = 2 and I = 50 [tA, Vds2 = 0.8 V. Hence, during the rise time, there are
two different regions. First M1 and M2 shut off and the equivalent circuit is simply
a constant current source charging the capacitor Cth of the input node, where Cth
Cgsi + Cgs2 as shown in Fig. 49a. Assuming this period starts when VgsiVOL,
and ends when Vgs1= VT,
chid
(75)
and the time of this period is
VrV oL,
Tr' Cm (76)
After M1 turns on, the equivalent circuit is a constant current source connected to a
capacitor Cth and a diode M1 as shown in Fig. 49b. This region starts when ids1=
Ids2 = 0, "out = I, and ends when Tout = 0, or Ids2 = I. Because part of input current
flows through M1, the capacitor is charged by the current
Ic = IHBi (Vgsi VO2 (77)
By solving the differential equation, the time of this period can be expressed as93
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Fig. 48 Simplified transition waveformof the current-steering logic inverter.94
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(a) At rising edge, before M1 turns ON.
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(b) At rising edge, after M1 turns ON.
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(c) At falling edge, before M1 turns OFF with current gain = 1.5.
Fig. 49 Equivalent circuits of current-steering inverter
at different transition period.95
41/731+ "\,/ 1/82
)
Ciro In( Tr2
131I1n(
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where Bi and 132 are the transconductance constant of M1 and M2. The total rise
time is therefore
(Vt-VoL)CniCin Tr = Tri + Tr2 + 2
-41/B1 +1/132)
ln(
41/1314 1/82
During the fall time before M1 turns off, the capacitance of the input node is
discharged through the diode and the input current IoL as shown in Fig. 49c. This
period starts when lout = 0 and ends when lout = I, or Vgsl = Va. The discharging
current of capacitor Cin is
Ic = IL + Bl(VgsiVti)2= - Cin
d
dt
Vgsi
and the total fall time is found as
Tf =
(B2-81)1arctan(-\18381
From the above results, the average propagation gate delay is found as
Tp =(Tr + Tf)/2
(Vt-VoL)Cin
+Cin In
(1' 1/131 + 4 1/B2)
21 4V 13, I111/131 -1f 1/62
1.81\
02-80' arctan(B2-Bij
(80)
(81)
(82)
This equation shows that the gate delay of current steering logic is reduced by either
increasing the bias current I and/or decreasing the node capacitance Cin which can
be achieved through the use of smaller feature size. Moreover, because the bias
current is constant, the power-delay product is easily found from equation (82) as
PDP = VddITp
VddCin(Vt-VoL)VadC in
2
1n(-V i/131 4* 1/132
) 4 1 -V 1/B1 1/62
VddCin 81
2 (82_61)arctan(A/B2431). (83)96
Fig. 50 shows the measured propagation delay of a current-steering inverter at
different bias currents. The data is measured from a 2gm CMOS ring oscillator
prototype. For example, when bias current I = 10011A, ; ^ 0.7 nS, and Vdd = 5V,
the power-delay product is PDP = 0.35 pJ, and the power dissipation is 0.5 mW.
Although static logic dissipate zero static power, it dissipate dynamic power given
by CV2f. So the current-steering logic consumes more power at low frequencies,
but it actually dissipates less power than static logic circuit for high frequency
operation. For example, if the total loading capacitance of static CMOS inverter is
0.2 pf, the bias current of current-steering inverter is 100 1.1.A, for the same power
supply voltage Vdd = 5V. The static CMOS inverter will dissipate more power when
the operating frequency is higher than 100MHZ.
3.3. Scaling of Current Steering Logic
With the continuing advancement of integrated circuit fabrication
technology, the internal dimensions of MOS devices will be reduced steadily until
fundamental physical limitations are reached. From the previous discussion, the
power-delay product and the average delay time of current-steering logic circuits are
related to the capacitance, threshold voltage, and conductance constant of the
MOSFETs. In this section, we discuss the first-order changes to the current-
steering logic characteristics as the internal device dimensions are reduced.
There are three major scaling laws. The first is called constant electric field
(CE) scaling, wherein all vertical and horizontal device dimensions and all voltages,
including threshold voltages, are reduced by a scaling factor of S. Since the oxide
thickness is reduced by S, oxide capacitance per unit area is increased by S.
However, because the device area is reduced by S2, the total oxide capacitance is
reduced by a factor of S. Moreover, if the carrier mobility does not change in the97
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Fig. 50 Measured average gate delay of a prototype current-steering
ring osillator at different bias currents with (WiL)i= 3P,111/21-im,
(WIL)2=4grn/21.1m, (W/L)3=61.tm/2pm and V dd = 5V.98
scaling process, the conductance constant B is increased by S due to the reduced
oxide thickness. So from Eq. (82), assuming the same amount of bias current I, the
average delay time is
T ' =(Vt-VoL)CinCin 1 + -V 1/B2)
2IS
2+4SNi BIIS 111(-\/ 1/B14 1/B2
2S(B2-B1)ISarcta4B2-131)
Ci 1 131i + (84)
and is reduced by a factor of S3/2 for a scaling of S.
The second possible scaling law is called constant voltage (CV) scaling. It
reduces all lateral device dimensions by S, the oxide thickness by TS but keeps all
voltages constant. The third scaling law is called quasi constant voltage scaling, and
it reduces all lateral and vertical device dimensions by S, and all voltages by -VT.
Through a similar analysis, the relations between scaling laws and the performance
of the current-steering logic circuits are shown in Table 3. From Table 3 it is clear
that all three scaling laws can by used to improve the performance of current-
steering logic circuits. But the constant field law can achieve the maximum power-
delay product improvement.99
Table 3 The scaling relation of current steering lo
Parameters Constant
Field
Quasi
Constant V
Constant
Voltage
W, L 1/S 1/S 1/S
tax 1/S 1/S 1/-V-S-
Vdd, Vt 1/S 1/-a 1
Capacitances 1/S 1/S 1/S3/2
B S S .
Average delay to 1/S3/2 1/S3/2 . 1/S
Power-delay Product 1/S5/2 1/S2 1/S
Bias Current I 1 1 1
Power Consumption 1/S 1/4-§ 1100
CHAPTER 4. POWER SUPPLY NOISE
In conventional static logic circuits, the large overlap current pulse (-1mA)
of every gate during the logic state transition, shown in Fig. 51, flows through the
inductances and resistances associated with the substrate, power supply lines,
bonding wires, package pins, etc., and causes as much as 1 volt of power supply
voltage noise.
In current-steering logic, the constant current source draws current from a
power supply, and ideally no current spike is generated. In practical applications,
the PMOSFET is used to implement the current source. Due to the parasitic
capacitances and channel-length modulation effects, a small current spike is
generated, and can be analyzed by dividing the overall current spike into two
separate components.
First, assume two inverters are cascaded together and the current sources
are realized as simple PMOSFETs biased by a constant voltage as shown in Fig.
52. At two different logic states, the different input currents cause the input node X
of the second stage to have different voltages, which means that the drain-to- source
voltage of M3 is different at the two logic states. Because of the channel- length-
modulation effect, the bias current supplied by M3 is different. If
Ids3 = B3(Vgs3 Vg)
2(1
-I-XVds3), (85)
then the current difference between the two logic states is
= AA0Vds3 (86)
where Io = 63(Vgs3-V6)2 is the ideal bias current. On the ground line, the bias
current flows either through M2 or through M4, and so the total ground current
always equals the bias current I. Due to the channel-length modulation effect, the
difference in the ground current is the same as the difference in the power supply1 0 1
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Fig. 51 Simulated Vdd current spike of static CMOS inverter with Vdd = 5V,
(W/L)T, = 1011m/24m, (W/L)p = 6.un/2.tm, and CL = 0.1pf.102
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Fig. 52 Cascaded current-steering inverters with fanout of one,
(W/1-)1=(W/1-)4=41-1.magrn, (W/1-)2=(W/1-)3=(W/L)5=(W/1-)6=61-1m/21-1,m,
Vdd = 5V, and bias current I=135i.tA.103
current, M. For example, if the ideal bias current = 100 1..tA, and the difference of
drain voltage AVds3 at two logic states is 1 volt, and the channel-length modulation
coefficient of a 2 gm PMOSFET is 0.056 V -1, then the power supply and ground
current differences are both AI = 5.61.1A.
The second source of Vdd current spikes is due to the charging or
discharging of the drain to substrate capacitor of M3, Cdb3. Due to the different
drain voltage level of M3 at different logic states, whenever the circuit switches to a
new logic state, Cdb3 has to be charged or discharged to the new voltage, which
causes a displacement current spike on the power supply. It can be expressed as
isp = Cdb3
dVds3
dt (87)
Its peak amplitude is proportional to the highest slew rate of the drain voltage Vds3,
and the maximum value is reached when a constant current source charges the
capacitance of input node. For example at node A, the current spike can be
expressed as
Cdb3I
ispmax (88)
where CL = Cdb2 + Cgd2 + Cgs4 + Cgs5 + Cgb4 + Cgb5 + Cdb4 + Cdb3 + Cgd3.
Because Cdb3 « CL, then ip « I. On the ground line, because of the high capacitance
CL, between the output node and ground the current spike should have the same
value as the bias current. But in above analysis, it was assumed that the previous
stage turned off instantaneously, and all bias current is used to charge the
capacitance. In practice, the previous stage is turned off gradually and only a
portion of the bias current is used to charge the capacitance. So the ground current
spike is still less than the bias current. Fig. 53 shows the simulation result of power
supply and ground current spike generated by current-steering inverter, and Fig. 54
shows the measured total current spike at the power supply and ground of a 2 p.m104
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Fig. 53 Simulation results of current-spike for circuit of Fig. 52.1 0 5
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Fig. 54 Measured current spike of a current-steering inverter, with
(W/L)i =(W/1-)4 = 4tm141m, (Wg--)2=(W/1-)3=(W/L)5=(W/1-)6=6ilm/2iim,
Vdd = 5V, and bias current I=125p.A.106
CMOS current-steering inverter. When the bias current I = 125.tA, the power
supply has less than 20 .tA current spikes, compared to the lmA spike of
conventional CMOS logic. If cascode current source is used to replace the simple
PMOS current source, the first component of current spike can be further reduced.107
CHAPTER 5. CONCLUSIONS
A new CMOS logic family called current- steering logic has been developed
which uses current instead of voltage to represent the logic states. The current-
steering logic circuits have several important advantages over conventional CMOS
voltage logic circuits. First, its operation and performance are independent of power
supply voltage. As long as the bias current is constant, it can interface with other
logic circuits of different power supply. Second, although the nonideal current
spike of current-steering circuits dissipate some dynamic power, it is much less
than the constant power dissipated by the bias current. Compared to the
conventional CMOS, at high frequency, it actually dissipates less power because of
its smaller voltage swing. Third, under the same bias current, the operating speed is
inversely proportional to the device size, and high speed can achieved by using a
smaller channel length process. And finally, the current spike generated during the
logic state transition is two order of magnitude smaller than that of conventional
CMOS circuits, which substantially reduces the digital circuit interference in mixed-
mode applications.108
SUMMARY
In this dissertation, two important current-mode circuit design and signal
processing subjects have been explored. First, the emerging switched-current
analog circuit technique has been investigated. The fundamental performance and
limitations of this technique have been explored, and one of the major limitations,
the linear gain error and signal distortion caused by clock feedthrough have been
substantially reduced by a new clock feedthrough cancellation technique. In
addition, a filter synthesis technique has been developed by directly simulating the
structure of digital filters. This technique enables analog sampled-date filters to
implement various types of digital filters including the linear phase FIR filter.
Several experimental CMOS switched-current FIR filter prototypes have been
designed and fabricated. The measured frequency and phase responses
demonstrated the feasibility of this synthesis technique. Possible future research
areas include the further exploration of the applications of digital signal processing
techniques in analog sampled-data circuit design, such as the implementation of N-
path filters, 1-1.1 bandpass filters, and high-order filter implementations.
In the second part of this thesis, a new logic family called current-steering
logic has been developed. The fundamental performance and characteristics of this
technique have been discussed including the basic inverter, NOR gate, the DC
analysis, transient analysis, power supply noise analysis, etc. It has been shown
that current-steering logic has a small power-delay product, and its current spike is
about two orders of magnitude smaller than conventional CMOS static logic
circuits. Experimental prototypes have verified the functionality and performance of
this new technique. Possible areas for future research include optimum circuit109
design for multiple fanout requirements, further reduction of ground current spikes,
and implementation of other basic logic cells.1 1 0
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